

## **Daniel P. Zulaica**

Research Associate  
Mail Code: EC  
Department of Electrical and Computer Engineering  
Graduate School of Engineering and Applied Sciences  
Monterey, CA 93943  
Phone: 831 656-2676  
Email: dpzulaic (at) nps.edu

### **EDUCATION:**

**BS** – Physics, University of Texas at Arlington, 1981

### **NPS EXPERIENCE:**

- Work and support of research projects and laboratory class for: Digital Systems, Computer Vision and Image Processing, Radar characterization processing, VLSI mixed signal design, Power Systems Distance Learning web interfaces, Center for Cyber Warfare, embedded processing

### **KEYWORDS/TECHNOLOGIES:**

**Keywords:** Digital Design, embedded design, VLSI, Computer Engineering, cyber

### **Publications**

Hardware Laboratories for Power Electronics and Motor Drives Distance Learning Course, by Oriti, G., Julian, A.L., Zulaica, D., Cristi, R., Energy Conversion Congress and Exposition (ECCE), 2010 IEEE (Sept 2010 in Atlanta, Georgia).

Digital Image Synthesizers: Are Enemy Sensors Really Seeing What's There? by Pace, P.E., Fouts, D.J., and Zulaica, D.P., IEEE Aerospace and Electronic Systems, Vol. 21, No. 2, pp. 3-7, February 2006.

Synthesis of False Target Radar Images Using a Reconfigurable Computer by Fouts, D.J., Macklin, K.R., and Zulaica, D.P., 2005 Military Applications of Programmable Logic Devices International Conference, Washington, D.C., 7-9 September 2005.

Electronic Warfare Digital Signal Processing on COTS Computer Systems with Reconfigurable Architectures by Fouts, D.J., Macklin, K.R., Duren, R.W., and Zulaica, D.P., AIAA Journal of Aerospace Computing, Information, and Communications, Vol. 2, No. 10, pp. 414-429, October 2005.

Digital Image Synthesis Technology for Counter-Targeting by Phil Pace, Douglas Fouts, and Dan Zulaica, 72nd MORSS Conference, June 2004, available at Defense Technical Information Center (voted best work group paper, WG-9).

Performance Comparison CORDIC Implementations on the SRC-6e Reconfigurable Computer by Russ Duren, Douglas Fouts, and Dan Zulaica, 2003 Military Applications of Programmable Logic Devices Conference, Washington, D.C., 9-11 September 2003.

Algorithm and Programming Considerations for Embedded Reconfigurable Computers by Fouts, D., Duren, R., and Zulaica, D., 2003 High Performance Embedded Computing Workshop, MIT Lincoln Laboratory, 22-25 September 2003.

Relative targeting architectures for captive-carry HIL missile simulator experiments by Pace, P.E., Zulaica, D., Nash, M.D., DiMattesa, A.D., and Hosmer, A.C., IEEE Transactions on Aerospace and Electronic Systems, Vol. 37, No. 3, pgs. 810-823 July 2001.

A relative targeting architecture for test range visualization in captive-carry missile simulator experiments: USS Peterson-Nulka Test Results (July 9, 1998) by P. E. Pace and D. P. Zulaica, Naval Postgraduate School Technical Report, NPS-EC-00-006, May 3, 2000.

Automatic Extraction of Threat Simulator Critical Parameters Matlab Toolbox by Pace, P.E. and Zulaica, D.P., Naval Postgraduate School Technical Report, NPS-EC-97-012, October 1997.

Analyzing VLSI Component Test Results of a GenRad GR125 Tester by D. Zulaica and C.-H. Lee, Naval Postgraduate School, June 1995, (<http://stinet.dtic.mil/>).